Design of a RISC processor, based on RISC V and custom instruction set architectures with implementation on an FPGA target for test and verification. Prerequisite: CSE 3442, CSE 5400, or consent of instructor.