Asynchronous and synchronous memory interfacing and timing, design and implementation of DMA controllers and SDRAM controllers. Course includes a project with significant system design. Prerequisite: Admitted into an Engineering Professional Program. C or better in CSE 3442.